A 96 x 64 Intelligent digital pixel array with extended binary stochastic arithmetic

Authors

Tarik Hammadou, Motorola Labs
Magnus Nilson, Motorola Labs
Amine Bermak, Hang Kong University of Science and Technology
Philip Ogunbona, University of WollongongFollow

RIS ID

65850

Publication Details

Hammadou, T., Nilson, M., Bermak, A. & Ogunbona, P. (2003). A 96 x 64 Intelligent digital pixel array with extended binary stochastic arithmetic. Proceedings - IEEE International Symposium on Circuits and Systems (pp. IV772-IV775).

Abstract

A chip architecture that integrates an optical sensor and a pixel level processing element based on binary stochastic arithmetic is proposed. The optical sensor is formed by an array of fully connected pixels, and each pixel contains a sensing element and a Pulse Frequency Modulator (PFM) converting the incident light to bit streams of identical pulses. The processing element is based on binary stochastic arithmetic to perform signal processing operations on the focal plane VLSI circuit. A 96 x 64 CMOS image sensor is fabricated using 0.5pm CMOS technology and achieves 29 x 29pm pixel size at 15% fill factor.