Design, modelling, characterisation and analysis of biasing techniques for saturated-core Fault Current Limiters
thesis
posted on 2024-11-16, 01:12authored byJonathan Charles Knott
The abstract for this item has not been populated
History
Year
2016
Thesis type
Not specified
Faculty/School
School of Electrical, Computer and Telecommunications Engineering
Language
English
Notes
This thesis is unavailable due to its continuing embargo.
Disclaimer
Unless otherwise indicated, the views expressed in this thesis are those of the author and do not necessarily represent the views of the University of Wollongong.