

University of Wollongong Research Online

Department of Computing Science Working Paper Series

Faculty of Engineering and Information Sciences

1984

# An EPROM programmer for the ET3400 expansion system

Michael J. Milway University of Wollongong, mjm@uow.edu.au

#### **Recommended** Citation

Milway, Michael J., An EPROM programmer for the ET3400 expansion system, Department of Computing Science, University of Wollongong, Working Paper 84-7, 1984, 25p. http://ro.uow.edu.au/compsciwp/80

Research Online is the open access institutional repository for the University of Wollongong. For further information contact the UOW Library: research-pubs@uow.edu.au

#### THE UNIVERSITY OF WOLLONGONG

#### DEPARTMENT OF COMPUTING SCIENCE

## An EPROM programmer for the ET3400 expansion system

#### **Michael Milway**

Department of Computing Science University of Wollongong

#### Abstract

An EPROM programmer has been constructed that can program 2716 type 2K by 8 bit and 2532 type 4K by 8 bit EPROMs. Expansion to 8K by 8 bits EPROMs is possible. The EPROM programmer is used as a peripheral device to the ET3400 Microcomputer Trainer Expansion system.

Data to be programmed may be down line loaded from a host system or read in from another ROM or EPROM. The EPROM programmer software can program an EPROM, verify that programming was correct, read a ROM or EPROM, check for correct erasure and fill an area of memory with OxFF.

#### Preprint No 84-7

May 16, 1984

P.O. Box 1144, WOLLONGONG, N.S.W. AUSTRALIA telephone (042)-270-859 telex AA29022

## An EPROM programmer for the ET3400 expansion system

#### Michael Milway

Department of Computing Science University of Wollongong

#### ABSTRACT

An EPROM programmer has been constructed that can program 2716 type 2K by 8 bit and 2532 type 4K by 8 bit EPROMs. Expansion to 8K by 8 bits EPROMs is possible. The EPROM programmer is used as a peripheral device to the ET3400 Microcomputer Trainer Expansion system.

Data to be programmed may be down line loaded from a host system or read in from another ROM or EPROM. The EPROM programmer software can program an EPROM, verify that programming was correct, read a ROM or EPROM, check for correct erasure and fill an area of memory with 0xFF.

#### 1. Introduction

In many small microcomputers there is a small amount of ROM that contains a monitor program. The rest of the memory is made up of RAM which does not retain its data after power is turned off. Programs must be reloaded after power is reapplied. This is very inconvenient, especially where frequently used software is involved. The solution to this problem is to write the programs into EPROM which will retain its data after power down.

EPROMs are programmed by setting up the address and data and applying a high voltage programming pulse for a set time. Once the data has been programmed in it can only be erased by exposing the EPROM to high intensity ultraviolet light. To facilitate the programming of EPROMs and EPROM programmer has been constructed that is capable of programming the most common types of EPROMs. It was made as a peripheral device for the existing ET3400 microcomputer trainer system, as this is much more flexible than a stand alone device. The ET3400 system is a small teaching system based on the Heathkit ET3400 microcomputer trainer. An expansion bus and card cage has been added enabling various experiment cards to be plugged in.

#### 2. Design Considerations

#### 2.1. Pin Compatibility

Fortunately, as new EPROM types have been developed they have remained fairly pin compatible with the older types. With the exception of a few pins the pinouts of these devices have remained constant. Even the newer 28 pin devices have been designed so that they are compatible with the 24 pin devices.

Mask programmed ROMs also have the same pinouts as EPROMs. This is done so that systems can be developed using easily programmed EPROMs and then mass produced using the much cheaper (in very large quantities) ROMs without any hardware modifications. Thus if the EPROM programmer can read the data from an EPROM it can also read it from a compatible ROM.

It was decided to concentrate solely on the single supply 24 pin EPROM types rather than the older triple supply ones. Single supply EPROMs require a single 5V supply rather than the 5V and +/-12V supplies required by the triple supply ones. Table 1 gives the

pin # 24 pins	pin # 28 pins	2716 2K * 8	2532 4K * 8	2764 8K * 8	27128 16K * 8
	1			Vdd	Vpp
	2			A12	A12
1	3	A7	A7	A7	A7
2	4	A6	A6	A6	A6
3	5	A5	A5	A5	A5
4	6	A4	A4	A4	A4
5	7	A3	A3	A3	A3
6	8	A2	A2	A2	A2
7	9	A1	A1	A1	A1
8	10	A0	A0	A0	A0
9	11	D0	D0	D0	D0
10	12	D1	D1	D1	D1
11	13	D2	D2	D2	D2
12	14	Gnd	Gnd	Gnd	Gnd
13	15	D3	D3	D3	D3
14	16	D4	D4	D4	D4
15	17	D5	D5	D5	D5
16	18	D6	D6	D6	D6
17	19	D7	D7	D7	D7
18*	20	~E/Prog A11	~ CE	~CE	
19	21	A10	A10	A10	A10
20*	22	~ G	~ <b>E</b>	~OE	~OE
21*	23	Vpp	Vpp	A11	A11
22	24	A9	A9	A9	A9
23	25	A8	A8	A8	A8
24*	26	Vcc	Vcc	N/C	A13
	27			Pgm	Pgm
	28			Vcc	Vcc

pinouts of single supply 2K by 8 and 4K by 8 24 pin EPROMs and 8K by 8 and 16K by 8 28 pin EPROMs. Note that the 24 pin devices only differ in two pins and the 28 pin devices fit neatly over the top of the 24 pin devices, with a change in only two more pins.

Signals marked ' $\sim$ ' are active low.

Pins marked \* have different signals on different EPROM types.

#### Table 1 EPROM pinouts

#### 2.2. Software Compatibility

All the EPROMs mentioned in table 1 are programmed in the same manner. The programming voltage Vpp is applied and the correct address and data asserted. The control pins  $\sim$  CE,  $\sim$  OE,  $\sim$  G and  $\sim$  E/prog are set to the correct level, depending on the EPROM type, and left for 50 milliseconds. After this time the data will have been programmed into the specified location. By having a set of variable control bytes that are initialised when the EPROM type is determined the same routine may be used to program any of the above mentioned EPROM types.

#### 2.3. Other Design Considerations

No chip should be inserted or removed from a socket while power or logic levels are present. It was decided to include a dual pole switch to control both the supply and programming voltages. The address, data and control buffers are also enabled by this switch.

The programming supply voltage, Vpp, of 25 volts is not available on the ET3400 system. This voltage could either be supplied by an external power supply or by an on board DC to DC converter. The latter option, although mare complex, was chosen to make the operation of the EPROM programmer easier.

#### 3. Implementation

Figure 1 shows the circuit diagram for the EPROM programmer. It consists of:

(i) An interface to the ET3400 expansion bus.

- (ii) A set of buffers for the address, data and control lines.
- (iii) The power supply for Vpp.
- (iv) Electronic switching to allow Vpp to be applied under program control.
- (v) A rotary switch to determine EPROM type.
- (vi) A Zero Insertion Force socket to hold the EPROM.

The pinouts of the signals on the expansion bus are shown in brackets beside the signal.

A 74LS42 is used to decode a board select and three address lines to give a single select line for the EPROM programmer. Address line A2 is used as one of the select lines on PIA2 and inverted for use as a select line on PIA1.

The outputs of the PIAs are buffered by the tristate buffers. These buffers are enabled when the EPROM power switch is on. The buffer on the data lines is also bidirectional.

The power supply for Vpp consists of an oscillator (NE555), a pair of current pumps (C2, D1, D2 and C4, D3, D4) and a voltage regulator (Q1). The output of the oscillator has a swing of 12V which is applied to C2 and C4. The other side of C2 follows this voltage, but is constrained by D1 to always be greater than 11.4V. Thus this side swings between 11.4V and 23.4V. D2 will conduct whenever it is forward biased by more than 0.6V, charging C3 to 22.8V. The second current pump adds this voltage to the input to C4, charging C5 to 33.6V. This voltage will drop under load. Q1 will regulate the on C5 down to 25V for use as Vpp. R2 allows for the adjustment of Vpp between 12V and 33.6V.

The programming voltage may be switched to the EPROM under program control. When PB0 of PIA2 is low and the power switch is turned on, Q2 is turned on allowing Vpp into the EPROM. When Q2 is off the Vpp pin of the EPROM is at 5V.

The three position rotary switch is a simple means of changing the address and control lines to suit different EPROM types. The switch has been wired for 2716 and 2532 type EPROMs. The third position is currently unused. The switch is also connected to three inputs on PIA2 to allow the software to determine the EPROM type.

The EPROM power switch switches Vcc and Vpp to the EPROM. It is also used to enable the tristate buffers. Vcc is buffered and fed into PB4 of PIA2 to tell the software if the power is switched on.

Finally three LEDs are connected to PB5 - 7 of PIA2. These LEDs are used to tell whether programming, verifying or reading operations are in progress.

#### 3.1. Addressing

When a PIA is normally wired up its internal registers are addressed as follows:

Address	Register
0	Data Register A
1	<b>Control Register A</b>
2	Data Register B
3	Control Register B

This is fine for eight bit data transfers. The addressing of the PIA registers may be modified to enable sixteen bit transfers (such as outputting EPROM addresses) by swapping A0 and A1 on the register select pins. The address map for the PIA then becomes:

Address	Register
0	Data Register A
1	Data Register B
2	Control Register A
3	Control Register B

Sixteen bit loads and stores, such as ldx and stx, may now be made. Data Register A will be the high order register and data Register B the low order one.

A PIA may have all the bits in a data register independently configured as input or output. Reading from the input pins and writing to the output pins may be done without affecting the other pins even though they all share the same address.

PIA1 is used to output the EPROM address. It has been connected to allow sixteen bit transfers as described above. Data Register A is used to output the high order address bits and Data Register B outputs the low order bits. Only thirteen bits out of the possible sixteen bits are used to output the address. The three high order bits of Data Register A are used as inputs to signify the EPROM type.

Data Register A of PIA2 is used to transfer data to the EPROM when programming and to transfer data from the EPROM when reading, verifying or checking erasure.

Data Register B of PIA2 is used to control the function of the EPROM programmer. Bit 0 controls the programming voltage Vpp. Bits 1 and 2 control the Enable and Gate inputs to the EPROM respectively. Bit 3 controls the direction of transfers through the data buffer. Bit 4 is used to sense whether the EPROM power switch is on. Bits 5, 6 and 7 control the Read Write and Verify LEDs respectively. Figure 2 gives an address map of the PIAs.

#### 4. Software

A program has been written in 6800 assembly language to program 2K or 4K EPROMs. The program currently resides in

#### /usr/hardware/eprom/4keprom.s

on system B. A copy of this program is included as an appendix. The following commands are available:

Program	p <ramstart>[,<count>[,<romstart>]]</romstart></count></ramstart>
Verify	v < ramstart > [, < count > [, < romstart > ]]
Read	r <ramstart>[,<count>[,<romstart>]]</romstart></count></ramstart>
Erased?	e[ <romstart>[,<count>]</count></romstart>
Fill	f < ramstart > [, < count > ]
Exit	x[ <address>]</address>

Arguments in angle brackets,  $\langle \rangle$ , are hexadecimal values and arguments in square brackets, [], are optional. The default values for optional arguments are 0x0800 or 0x1000 for the count when using 2K or 4K EPROMs respectively, 0x0000 for the EPROM start address and the reset vector (0xf800 for the Heathkit trainers) for the exit address. The program has been written in structured code. The top level is a command interpreter which takes an input line, extracts the command and argument values. The commands are called as separate subroutines. The command subroutines in turn call other subroutines such as 'ready' which tests for EPROM type and power on and 'putline' which writes a line of text to the screen.

#### 4.1. Command Interpreter

On cold start or errors the command interpreter prints out a welcoming message which includes a list of available commands and required arguments. It then reads a line of text from the keyboard into a buffer. The command character is stripped off and saved. The arguments are then extracted and stored as sixteen bit numbers along with an argument count. The arguments must be valid hexadecimal numbers, separated by commas and terminated by a newline character.

The next step is to load the default values for 2K EPROMs. If 4K EPROMs are being used the count will later be overwritten by the default value for 4K EPROMs. If the optional arguments have been supplied they will overwrite the default values and thus be used instead.

A jump table is used to identify the command and call the appropriate subroutine. When the subroutine returns the program branches back to a warm start and repeats the command interpreter loop. If the command is not found the program prints an error message and branches back to a cold start.

#### 4.2. Program

This command programs either a 2K or 4K EPROM. The user may specify the address in RAM of the data to be programmed, a count of how many bytes to program and where to put the data in the EPROM. The count and the EPROM start address are optional.

The 'ready' subroutine is called first. It checks that the EPROM power switch is on and determines the type of EPROM from the position of the rotary switch. If a 4K EPROM is to be programmed it changes the default count value. It also initialies two variables, 'pinit' and 'pprog', with information necessary to program the required type.

The 'ports' subroutine is then called. It programs the PIAs for correct data direction and sets some initial values. As this subroutine returns with the data port configured for reading the EPROM, the direction of this port is then reversed so that data may be written to the EPROM.

The arguments required to determine the start of the RAM buffer, the count and the EPROM start address are read in, overwriting the default values. If these arguments are not supplied then the default value will be used.

The actual programming of the EPROM now follows. The initial control value is written out to the control port. The current EPROM address is written out to the Heathkit display to show the progress of the programmer. The Current EPROM address and data are then written out to the EPROM. The control value is changed to enable programming. After a fifty millisecond delay the control value is changed back to the initial value and the location has been programmed. The RAM and EPROM addresses are incremented and the count decremented. The programming loop is repeated until all bytes have been programmed.

The control value is reset to 0xFF and a farewell message is printed out before returning to the main program.

Note that all the command subroutines follow the same general pattern of calling 'ready' and 'ports', and loading the address and count arguments before performing the required task. The subroutines then reset the control value, print a farewell message and return to the main program.

#### 4.3. Verify

This command verifies that the data has been correctly programmed into the EPROM. 'Ports' and 'ready' are called and the addresses and count loaded if supplied. The control port is set to enable reading of the EPROM. The control value is the same for 2K or 4K EPROMs. The data is read one byte at a time and compared with the corresponding byte in RAM. If an error is found, the EPROM address, data and the correct data are printed in an error message. The subroutine then waits for any key to be pressed before continuing. If an 'x' has been pressed the command is aborted. 'Verify' exits in the same manner as 'program' when it successfully completes or is aborted.

#### 4.4. Erased

This command checks that all the required locations in the EPROM have been erased, i. e. set to 0xFF. It works in the same manner as verify but checks each location for 0xFF rather than comparing it with a location in RAM.

#### 4.5. Read

This command reads the contents of an EPROM or ROM into a specified area of RAM. 'Ports' and 'ready' are called and the appropriate arguments loaded in. The control value is set to enable the EPROM or ROM to be read. The control value is the same for both 2K and 4K devices. Each location is read in turn and dumped into the specified area of RAM. The control register is then set to 0xFF, a farewell message printed and the subroutine returns to the main program.

#### 4.6. Fill

This command fills a specified area of RAM with 0xFF. This is useful when programming an EPROM with several data segments. The RAM buffer is filled with 0xFF and the data segments loaded into the appropriate positions in the buffer. The whole EPROM is then programmed. Unused areas of the EPROM will remain set to the erased value of 0xFF and thus may be programmed at a later date.

Since this command does not use the EPROM programmer hardware 'ports' and 'ready' are not called. The required RAM address and count, if supplied, are loaded and a loop executed filling the required area with 0xFF. The default count is 0x800 so that if 4K EPROMs are to be used the command must either specify the count or the command used twice. The command exits by printing a farewell message and returning to the main program.

#### 4.7. Exit

This command allows the user to exit the EPROM programmer. If the exit address is supplied the command prints a message and jumps to that address. The default exit address is the reset vector for the microcomputer being used. It is read out of locations 0xfffe and 0xffff, which is the reset vector for both the 6800 and 6809 microprocessor.

#### 4.8. Other Routines

'Ports' is used to set up both PIAs prior to a command being executed. The two address ports are set up as outputs, with the top three bits of the high order address port being set up as inputs. The data port is set up as input. The initial value of the control port is set to 0xFF before it is set to be an output port. This ensures that there is no glitch as the port changes from being an input (default setting on reset) to an output port.

'Ready' checks that the EPROM power switch is on and determines what type of EPROM, 2K or 4K, is being used. It starts by assuming that a 2K EPROM has been selected and sets 'pinit' and 'pprog' to suit. It then sits in a loop waiting until the power switch is on and either a 2K or 4K EPROM has been selected. The third setting for an 8K EPROM is ignored by this program. If a 4K EPROM has been selected 'pinit' and 'pprog' are reinitialised and the default count set to 0x1000.

The terminal I/O subroutines used by this program are already available in the EPROM on the ET3400 expansion system master card (called 6800lib) and the subroutines needed to use the ET3400 display are in the monitor ROM.

#### 5. Operation

The following items of hardware are needed to use the EPROM programmer.

ET3400 trainer Expansion system with separate + 5V, + 12V and -12V power supply Master card with at least 4K of RAM (6K for 4K EPROMs) EPROM programmer card

Downline load the EPROM programmer software from

#### /usr/hardware/eprom/4keprom.out

on system B. If the data is to be downline loaded then do so at this stage. Use the B(ias) option on dll to load the data in available RAM.

Start the program running at 0x2000. Turn the EPROM power switch off. Select either 2K (2716) or 4K (2532) type using the rotary switch. Insert the EPROM into the Zero Insertion Force Socket with pin 1 to the upper left. Turn the EPROM power switch on. Enter the required command on the terminal keyboard and press return. When an EPROM is to be programmed it should first be checked for erasure. When it has been programmed it should be verified. The erasure command can also be used to single step through the EPROM data to view the contents. It will skip over locations containing 0xFF.

Sample commands:

p2800,100,400	Program 100 hex bytes starting from location 2800 hex in RAM into the EPROM starting at location 400 hex.					
p2800	Program all of the EPROM with data starting at location 2800 hex in RAM. The default count and EPROM start address are used.					
p2800,400	Program the first 400 hex bytes of the EPROM with data starting at location 2800 hex in RAM.					
v2800	Verify the whole EPROM against data starting at location 2800 hex in RAM.					
v2800,100,400	Verify that the first programming example worked correctly.					
r2800	Read the whole of the EPROM into RAM starting at location 2800 hex.					
e	Check the whole EPROM for erasure.					
f2800	Fill 2k (default count) of RAM with 0xFF starting at location 2800 hex.					
f2800,1000	Fill 4K or RAM with 0xFF starting at location 2800 hex.					
x	Exit to the reset vector (i. e. the Heathkit monitor).					

#### xa000 Exit to ET3400 transparent link.

#### 6. Future Enhancements

The EPROM programmer in its current state can only handle 24 pin devices. If the 24 pin ZIF socket was replaced by a 28 pin ZIF socket and the third position of the rotary switch used, its capacity would be increased to include the 2764 8K by 8 bit EPROM type. 24 pin devices could still be used by inserting them in the 28 pin socket so that their pins corresponded to the equivalent 28 pin device types, see table 1. The third position of the rotary switch would be used to connect the enable signal to pin 20, output enable to pin 22 and A11 to pin 23. The program voltage, Vpp, would be connected to pin 1, A12 to pin 2,  $\sim$ Vppon to pin 27 and the supply voltage, Vcc, to pin 28. Since pin 26 is no connect, Vcc for 24 pin devices may remain connected.

The only software changes required are to check for the 8K position of the rotary switch and reprogram pinit, pprog and the default count to suit the 2764.

It is impractical to extend the design to handle 27128 or 27256 type devices as these require additional address lines and more switching around of control signals. It would be better to design a new EPROM programmer to cater for these types.





address	port	bit	direction	use	DDR	initial data
9380	data reg (1A) high order address	7 6 5 4 3 2 1 0	< < < -> -> ->	8K 4K 2K A12 A11 A10 A9 A8	0 0 1 1 1 1 1	X x x 0 0 0 0 0 0
9381	data reg (2A) low order address	7 6 5 4 3 2 1 0	$\begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	A7 A6 A5 A4 A3 A2 A1 A0	1 1 1 1 1 1 1	0 0 0 0 0 0 0
9382	control reg (1A)	7 6 5 4 3 2 1 0	00H to load DDR 04H to load add	resses		
9383	control reg (2A)	7 6 5 4 3 2 1 0	00H to load DDR 04H to transfer	data		
9384	data reg (1B) EPROM data	7 6 5 4 3 2 1 0	<> <> <> <> <> <>	D7 D6 D5 D4 D3 D2 D1 D0	0 0 0 0 0 0 0 0	1 1 1 1 1 1 1

### Figure 2, Addresses of PIAs, bit usage and data directions.

, , Figure 2 continued.

9385	control reg (1B)	7 6 5 4 3 2 1 0	DDR = FFH for da DDR = OOH for da OOH to load DDR O4H to transfer	ita write ita read data	
9386	data reg (2B) command/ status	7 6 5 4 3 2 1 0	> > < > >	~verify1~write1~read1~En0~drn1~G1~E1~Vppon1	1 1 x 1 1 1 1
9387	control reg (2B)	7 6 5 4 3 2 1 0	00H to load DDR 04H to transfer	commands/statu	IS

#### note:

Initial data for the command/status register should be loaded before the I/O bits are set to output.

--> means into EPROM
<-- means out of EPROM
<--> means bidirectional data flow

Appendix 1, Software source listing

.

May 9, 1984

```
;
        Terminal driven Eprom programmer for use with Heathkit trainers.
        Michael Milway
;
        15/8/1983
;
        ammended 26/4/1984
;
;
        Commands are:
;
                         p<ramstart>[,<count>[,<romstart>]]
;
        Program
        Verify
                         v<ramstart>[,<count>[,<romstart>]]
;
                         r<ramstart>[,<count>[,<romstart>]]
        Read
;
        Erased?
                         e[<romstart>[,<count>]]
ŝ
        F111
                         f<ramstart>[,<count>]
;
        exit
                         x[<address>]
;
;
                 equates
dromaddr
                 equ
                         0x0000
                                          :default start address for rom
                         0x0800
d2count
                 equ
                                          :default count
                         0x1000
d4count
                                          :default count for 4K
                 equ
                         0x9380
addrhd
                 equ
                         0x9381
addrld
                                          ;Eprom address registers
                 equ
                         0x9382
addrhc
                 equ
                         0x9383
addr1c
                 equ
                                          ;eprom address control registers
datad
                         0x9384
                                          ;Eprom data register
                 equ
datac
                         0x9385
                 equ
                                          ;Eprom data control register
cntrld
                         0x9386
                                          ;Programmer control data register
                equ
                         0x9387
cntrlc
                 equ
                                          ;Programmer control control register
reset
                 equ
                         0xfffe
                                          ;address of reset vector
                         Oxfcbc
redis
                                          ;reset display routine
                 equ
outbyt
                         0xfe20
                                          ;display byte routine
                 equ
putline
                 equ
                         0xa009
getline
                 equ
                         0xa00c
wr4
                         0xa00f
                 equ
                         0xa012
wr2
                 equ
putchar
                         0xa015
                 equ
getchar
                         0xa018
                 equ
                         0xa02d
getaddr
                 equ
                         0xa030
tohex
                 equ
toascii
                         0xa033
                 equ
tolower
                         0xa036
                 equ
                         0xa039
ishex
                 equ
1s16
                         0xa03c
                 egu
                         0xa03f
wait
                 equ
:
*****
;
;Command
                 get command line
;
                 collect addresses and check for some command errors
;
;
                 0x2000
        org
command
                         #blurb
                 1dx
                         putline
                 jsr
                                          ;print out welcoming message
cmd.warm
                 1dx
                         #cmd.prmt
                 jsr
                         putline
                                          ;the prompt
                 1dx
                         #buffer
                 jsr
                         getline
                                          ;get command line
```

l

	1dx	#buffer	
	clr	noargs	counter for number of arguments
	1da	$a_{0}(x)$	:get command character
	inx		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	sta	a.cmmd	
	isr	getaddr	:get first argument
	jo- tst	a	valid address?
	hne	cmd.1	ives
	1 da	$a \Omega(\mathbf{x})$	no get next character
	imn	cmd.99	,no, get next character
and 1	Jmp etv	temn1	
	ldx	addr	
	stx	addr1	:save first address
	1 dx	templ	,
	inc	noargs	;number of arguments ++
	lda	a.0(x)	:next char
	inx		<b>,</b> .
	cmp	a,#^,~	;legal separator
	bea	cmd.2	
	า้ากาว	cmd.99	
cmd.2	jsr	getaddr	;yes, next address
	tst	a	valid address?
	bne	cmd.3	;yes
	jmp	cmd.err	
cmd.3	stx	templ	
	1dx	addr	
	stx	addr2	second address:
	1 dx	templ	•
	inc	noargs	· ·
	lda	a, 0(x)	
	inx		
	cmp	a,#^,^	;legal separator?
	beq	cmd.4	;yes
	imp	cmd.99	
cmd.4	isr	getaddr	
	tst	a	;valid address
	bne	cmd.5	;yes
	imp	cmd.err	
cmd.5	stx	templ	
	ldx	addr	
	stx	addr3	
	1dx	templ	
	inc	noargs	
	1da	a,0(x)	
	inx	•	
cmd.99			
	стр	a,#~\n~	;end of line?
	Ъеq	interp	;yes, have valid command so interpret it
cmd.err			
	1dx	#errmsg	
	jsr	putline	;output error message
	jmp	command	;start again
errmsg	dc	"arguments er	cror\n\0"
cmd.prmt	dc	"eprom.2-> \0	)"
;	Now have	e a command ar	nd arguments, so interpret it
interp			

	ldx	reset	;default exit
	stx	xaddr	
	ldx	#d2count	
	stx	count	
	ldx	#dromaddr	
	stx	romaddr	;load default values for 2K
	lda	a, cmmd	;get command
	jsr	tolower	;make lower case
	cmp	a,#~p~	;program?
	bne	intr.1	;no
	jsr	program	
	bra	intr.9	
intr.l	cmp	a,#~v~	;verify?
	bne	intr.2	
	jsr	verify	
	bra	intr.9	
intr.2	cmp	a,#~r~	;read?
	bne	intr.3	
	jsr	read	
	bra	intr.9	
intr.3	cmp	a,∦~e″	;erased?
	bne	intr.4	
	jsr	erased	
	bra	intr.9	
intr.4	cmp	a,#`f`	;fill?
	bne	intr.5	
	jsr	fill	
	bra	intr.9	
intr.5	cmp	a,#~x~	;exit?
	bne	intr.6	
	jmp	exit	;exit does not return
intr.6	ldx	#cmd.ill	;must be illegal command
	jsr	putline	;illegal command
	jmp	command	;cold restart
intr.9	jmp	cmd.warm	;next command
cmd.ill	dc	"illegal comman	d\n\0"
rb	dc	"\nEPROM program	mmer, version 2\n"
	dc	"Program 2K or	4K EPROMs\n"
	dc	"Arguments in a	ngle brackets"
	dc	" are hex number	rs\n"
	dc	"Arguments in s	quare"
	dc	" brackets are	optional\n"
	dc	"Commands are:\	n"
	dc	"Program	p <ramstart>[,&lt;"</ramstart>
	dc	"count>[, <romst< td=""><td>art&gt;]]\n"</td></romst<>	art>]]\n"
	dc	"Verify	v <ramstart>[,&lt;"</ramstart>
	dc	"count>[, <romst< td=""><td>art&gt;]]\n"</td></romst<>	art>]]\n"
	dc	"Read	r <ramstart>[,&lt;"</ramstart>
	dc	"count>[, <romst< td=""><td>art&gt;]]\n"</td></romst<>	art>]]\n"
	dc	"Erased?	e[ <romstart>["</romstart>
	dc	", <count>]]\n"</count>	
	dc	"Fill FF	f <ramstart>[,"</ramstart>
	dc	" <count>]\n"</count>	
	dc	"exit	$x[\langle addr \rangle] n''$
	dc	"type `x` to ab	ort verify "
	dc	"and erased\n"	

dc "type 'return' to continue " dc "verify and erased\n" dc "Default values are 0800H for " "count, 0000 for romstart\n" dc "and processor reset vector" dc " for  $x \in 0$ " dc ; Main Eprom subroutines here ; "Program" title ;program an eprom ;inputs: noargs number of arguments ;addr1..addr3 initial pointers ;outputs: none ;calls: ports, ready, putline A,B,CC,X,memory pointers ;destroys: jsr Ida program ports ;set up ports, data = input. a,#00 sta a,datac 1da a,#0xff sta a,datad ;data = output. 1da a,#0x04 sta a,datac ;point to data reg ;check that Eprom is selected and power is on jsr ready lda a, noargs ; how many arguemants bne psome ldx #toofew putline jsr rts psome 1dx addrl ;ramstart stx ramaddr dec а beq pbegin 1dx addr2 ;count stx count dec а beq pbegin 1dx addr3 ;romaddr stx romaddr pbegin 1da a,pinit ;set up for programming eprom sta a, cntrld prpt1 jsr redis 1da a,romaddr jsr outbyt 1da a, romaddr+1 outbyt jsr ĺdx romaddr ;get eprom pointer stx addrhd ;address eprom inx stx romaddr ;next location ldx ramaddr 1da a,0x00(x);get data

sta a,datad ;output to EPROM inx stx ramaddr ;next memory location ;program byte 1da a, pprog a,cntr1d #6250 sta ;count for 50msec 1dxjsr wait 1da a,pinit sta a, cntrld ldx count dex ;one less to go stx count bne prpt1 ;loop until all positions done 1da a,#0xff sta a, cntrld ;reset program control word #pdone 1dx putline jsr ;say that its done rts "Program completed\n\0" pdone dc "Verify" title ;verify eprom contents ; inputs addrl..addr3, noargs ;outputs none ;calls: putline,wr4,ready, ports, wr2, putchar ;destroys: all verify ;set up ports, data = input jsr ports ;check selected and power on jsr ready 1da a, noargs bne vsome ldx #toofew jsr putline rts 1dx addr1 vsome ramaddr stx dec а bea vbegin 1dx addr2 stx count dec а vbegin beq addr3 1dx romaddr ;load required values stx vbegin a,#0x79 1da ;verify led on ;input data ;output enable on ;chip select on ;Vpp off sta a, cntrld romaddr vrpt1 ldx ;get eprom pointer stx addrhd ;address eprom lda a,datad ;get eprom data ramaddr 1dx

-

	cmp	a,00(x)	;compare eprom contents with		
			;memory contents		
	beq	vgood	;no error		
	ldx	<b>#vbad1</b>			
	jsr	putline			
	ldx	romaddr	;which location?		
	jsr	wr4	;print it		
	ldx	<b>∦vbad2</b>			
	jsr	putline			
	lda	a,datad	;get bad data		
	jsr	wr2	;print it		
	ldx	<b>#vbad3</b>			
	jsr	putline			
	ldx	ramaddr			
	lda	a, 0(x)	;get proper data		
	jsr	wr2	;print it		
	lda	a,#~\n			
	jsr	putchar			
	jsr	getchar	;walt for any character to resume		
	cmp	a,# x	; if x then exit		
	Deq 1 d-r	vend			
vgood	lax inv	ramaddr			
	otv	romaddr			
	1 dv	romaddr			
	1 mm	Lomadur			
	10X etv	romaddr	next location		
	1 da		JACAT LOCATION		
	Jav	count	,		
	stx	count			
	bne	vrotl	:leave loop if all locations		
			inspected		
vend	1dx	#vdone	,		
v unu	isr	putline	print all well message		
	1da	a.#0xff	, <u>, , , , , , , , , , , , , , , , , , </u>		
	sta	a.cntrld	reset programmer control byte		
	rts	.,	,		
vdone	dc	"Verify complete	ed\n\0"		
vbad1	dc	"Location $0$ "			
vbad2	dc	" contains $0$ "	· ·		
vbad3	dc	" instead of \0'	*		
	title "	Check 2K EPROM en	rased"		
	;read a 2K EPROM from the EPROM programmer				
	;check	that each location	on = FFH		
	;inputs	: addr1, a	addr2, noargs		
	;output	s: none			
;calls: ports		ports, 1	ready, putline, wr4, wr2, putchar, getc		
	;destro	ys: all			
erased					
	jsr	ports	;set up ports		
	;check	that Eprom is sel	lected and power is on		
	jsr	ready			
	lda	D, noargs	;now many arguments?		
	beq 1 da	eogn addm1	juone		
	Tax	audil	jstart address		
	OLX	LOMAUUL			

	dec	b	
	beq	ebgn	
			1
ebgn	stx 1da	a,#0x79	;how many
•		•	;verify led on
			input data
			output enable on
			chip select on
			:Vpp off
	sta	a, cntrld	· • •
ewh2	ldx	romaddr	
	stx	addrhd	address eprom:
	lda	a,datad	;get data
	cmp	a,#0xff	should be FF if erased
	beq	egood	
	ldx	#ebad1	
	jsr	putline	
	ldx	romaddr	
	jsr	wr4	
	ldx	#ebad2	
	jsr	putline	
	lda	a,datad	
	jsr	wr2	;write out error message
	lda	a,#~\n~	
	jsr	putchar	
	jsr	getchar	•
	cmp	a, <b>#^x</b>	;x to exit
	beq	ebye	
egood	ldx	romaddr	
	inx		
	stx	romaddr	;next please
	ldx	count	
	dex		
	stx	count	
	bne	ewh2	;more?
ebye	ldx	#ebyel	
	jsr	putline	
	lda	a,#UXII	stumm off wood lod
	sta	a, chtria	; turn oll read led
abadl	rts	"Logation \C	<b>,</b> ii
ebadi ebadi	de	Locarion \(	0"
obrol	do	"Emegume abo	$a_{\rm r}$
ebyer	uc +++1o	"Pond 2K Enror	"
	:read	a 2K EPROM fro	m the FPROM programmer
	;ionut	e addrl addr	2 noarge
	touto	its: none	2, moargs
	;calls	s: ready, ports	. putline
	,casti	ove: all	, puctine
read	jucoci ier	norte	eat up ports
~ ~~~	ichael	that Enrom is	sec up porce
	, check	roadv	bereeven and power to on
	Jar Ida	a noares	thow many arguments?
	hne	rsome	at least one
	ldx	#toofew	jue zenve one

•			
	jsr	putline	
	rts		;error not enough
rsome	ldx	addrl	
	stx	ramaddr	
	dec	a	
	beq	rbegin	
	Tax	addr2	
	stx	count	
	dec	a	
	beq	rbegin	
	Idx	addr3	
	Stx	romaddr	
rbegin			
	lda	a,#0xd9	
			;read led on
			;input data
			;output enable on
			;chip select on
			;vpp oll
	sta	a, cntrid	
rwhl	ldx	romaddr	;get address pointer
	stx	addrhd	;output to Eprom
	1nx		<b>.</b>
	STX	romaddr	;next
	Ida	a,datad	;get Eprom data
	ldx	ramaddr	• •
	sta	a, 0(x)	;dump to ram
	ínx		;next address
	stx	ramaddr	;next dump address
	ldx	count	
	dex		
	STX	count	
	Dne	rwni - #o-sf	;any more:
	108	a,#UXII	veloom control modetor
	8Ca 1J	a, chtrid	;clear control register
	lax	#raone	
	jsr	putline	;say read done
	rts	"Dead sevel.	
raone	QC	Read Comple	
	citle	FILL WICH FF	
	jriii idaaw	ram wich Uxfr	r) noarge
	; inpu	ta nono	12, noargs
	;outp	uts: none	
	jCalli •desti	rove: A X CC	
<del>f</del> <del>1</del> 1 1	,ueac		
1.4.1.4	1d=		. how many arguments?
	hno	facma	, now many argumento.
	Dile 1 day	1 SOME	
	iar	rcoolew putling	
	JSI rts	pacifie	
fsome			
20000	1dx	addr1	
	str	ramaddr	
	dec	a	
	hea	fheetn	
	ned	TD-8TH	

4

•

ļ

•	ldx	addr2						
	stx	count						
fbegin		<i>u</i> -						
	Ida	a,#0xff						
fwh1	ldx	ramaddr						
	sta	a,0(x)						
	inx		•					
	stx	ramaddr						
	Tax Jan	count						
	dex	count						
	bne	fwh1						
	1dx	#fdone						
	jsr	putline		:say fill done				
	rts	•						
fdone	dc	"Fill c	ompleted\	n\0"				
exit	;exit to monitor or user program							
	;inputs	:	addr - e	exit address				
	;output	s:	none					
	;calls:	;calls:		, wr4, putchar, wait				
	;destro	ys:	all					
		a,noarg	S	and the second sec				
	Deq	xnone		;use derault exit				
	Lax							
****	SLX	xaddr		;use user exit address				
xnone	1dx	#avitme	α					
	ier	nutline	6					
	ldx	xaddr						
	jsr	wr4		write out message				
	Îda	a,#~\n^						
	jsr	putchar						
	1dx	#6520		;count for 50 msec				
	jsr	wait						
	ldx	xaddr						
	jmp	0(x)	ton to a	;finally exit				
exitmsg	ac	brancn	ing to ac	ldress \U				
norts	·set un	misc p	rogramme	routines				
pores	inputs	: none						
	;output	s: none						
	;calls:	;calls: nothing						
	;destroys: A, X, CC							
	1da	a,#0x04						
	sta	a,cntrl	с	;point to data part of programmer				
				;conrol register				
	1da	a,#0xff						
	sta	a, cntrl	d	;initial control values all 1's				
	Ida	a,#00	-					
	sta	a,addrl	C 0					
	ata ata	a,auarn	L					
	ola eta	a ontri	C	point to ddr of all ports				
	1dx	#0v1fff		·ddr for address port				
	str	addrhd		just for address port				
	sta	a,datad		;data port all input				
		•		· · ·				

,

	lda	a,#0xef	
	sta	a, cntrld	;1 bit in, 7 bits out
	lda	a.#0x04	
	sta	a.addrhc	
	sta	a.addrlc	
	sta	a,datac	
	sta	a,cntrlc	;point to data register of all ports
	rts	•	
	;Ready	7	
	;loop ;input	until both 2K ( s: none	or 4K selected and power on
	;outpu	its: none	
	;calls	: nothing	
	;destr	coys: A, CC	
ready	lda	a,#0xa5	;assume have 2K eprom ;set up initial value to be used by
			;program routine
			;write led on, output data, G=1, E=0, ;Vpp off
	sta	a,pinit	
	lda	a,#0xa6	;value to be used for programming :E < 1. Vpp < on
	sta	a.pprog	
ready1		<b>)</b> F F 6	
-	1da	a,cntrld	
	and	a.#0x10	:check power
	bne	readyl	
	1da	a,addrhd	get 2k, 4k, 8k switch settings;
	and	a,#0x20	;2K?
	beq	ready2	yes
	lda	a,addrhd	
	and	a,#0x40	;4K?
	bne	readyl	;neither so wait
•	;4K sc	o replace pinit	and pprog with 4K values
	lda	a,#0xa3	;init value for 4K eprom ;write led on, data output, G=x, E=1
		a state	;vpp off
	sta 1de		1990 0 M m 110 100
	Ida	a,#0xa0	; $E < 0$ , $Vpp < on$
	sta	a,pprog	
	1dx	#d4count	;default count for 4K
	stx	count	
	1dx	#r4kmsg	
	jsr	putline	
ready2	rts		
r4kmsg	dc	"4k eprom se	<pre>lected\n\0"</pre>
toofew	dc	"not enough	arguments\n\0"
	seg	1	
;	varial	ble storage are	a
;			
addr	equ	0x102	;return value from getaddr
templ	equ	0x108	
addrl	equ	Ux10a	
addr2	equ	UXIUC	
addro	equ	UXIUe	

٦

ramaddr	equ	0x110								
count	equ	0x112								
xaddr	equ	0x114								
romaddr	equ	0x116								
cmmd	equ	0x118								
noargs	equ	0x119								
pinit	equ	0x11a								
pprog	equ	<b>0x11b</b>								
buffer	equ	!+1								
;Address	sing for EPR	OM Programme	r.							
address	s port	bit	directio	on		use	DDR	ini	tial o	data
;9380	data reg	7	<			8K	0	Х		
;	(A1)	6	<			4K	0	х		
:	high order	5	<			2K	0	х		
;	address	4	>			A12	1	0		
;		3	>			A11	1	0		
;		2	>			A10	1	0		
;		1	>			A9	1	0		•
;		0	>			A8	1	0		
<b>;</b> 9381	data reg	7	>			A7	1	0		
:	(B1)	6	>			A6	1	0		
;	low order	5	>			A5	1	0		
;	address	4	>			A4	1	0		
;		3	>			A3	1	0		
;		2	>			A2	1	0		
•		1	>			A1	1	0		
;		0	>			A0	1	0		
;9382	control reg	7								
;	(A1)	6								
;		5								
;		4		00н	to	load	DDR			
;		3		04H	to	load	address	es		
;		2								
;		1								
;		0								
;9383	control reg	; 7								
;	(B1)	6								
;		5								
;		4		00н	to	load	DDR			
;		3		04H	to	tran	sfer dat	a		
;		2								
;		1								
;		0								
;9384	data reg	7	<>			D7	0	1		
;	(A2)	6	<>			D6	0	1		
;	EPROM data	5	<>			D5	0	1		
;		4	<>			D4	0	1		
;		3	<>			D3	0	1		
;		2	<>			D2	0	1		
;		1	<>			D1	0	1		
;		0	<>		•	DO	0	1		
;9385	control reg	ç 7								
;	(A2)	6								
;		5				DDR	$\approx$ FFH f	or data	write	:

.

.

.

x

...

	4				DDR = 00	)H for da	ita read
	3				00H to 1	load DDR	
	2				04H to t	ransfer	data
	1						
	0						
data reg	7	>			~verify	1	1
(B)	6	>			~write	1	1
command/	5	>			~read	1	1
status	4	<			~En	0	х
	3	>			~drn	1	1
	2	>			~G	1	1
	l Â	>			ΞE	1	1
_	0	>			Vppon	T	1
control reg	7						
(BZ)	6						
	5						
	4		OOH	to	Load DDR	-	
	3		04H	to	transfer	commands	s/status
	2						
	1						
	0						
T 113.1 3.4. C.					1		
the I/O bits or	r the col	nmand/sta	acus	reg	ister sho	oula de l	Loaded
> means into	FDDOM	output.					
	F FDDAM						
<pre>     means out of Error     late flow </pre>							
end	Tectiona	i uala I.	LUW	,			
	data reg (B) command/ status control reg (B2) Initial data fo the I/O bits ar > means into < means out o <> means bidi end	4 3 2 1 0 data reg 7 (B) 6 command/ 5 status 4 3 2 1 0 control reg 7 (B2) 6 5 4 3 2 1 0 control reg 7 (B2) 6 5 4 3 2 1 0 0 control reg 7 (B2) 6 5 4 3 2 1 0 control reg 7 (B2) 7 6 5 4 3 2 1 0 control reg 7 (B2) 7 6 5 4 3 2 1 0 5 6 5 6 6 5 6 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7 7 6 7 6 7 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7	4 3 2 1 0 data reg 7> (B) 6> command/ 5> status 4 < 3> 2> 1> 0> control reg 7 (B2) 6 5 4 3 2 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	4 3 2 1 0 data reg 7> (B) 6> command/ 5> status 4 < 3> 2> 1> 0> control reg 7 (B2) 6 4 00H 3 04H 2 1 0 Vertical data for the command/status the I/O bits are set to output. > means into EPROM < means out of EPROM <> means bidirectional data flow end	4 3 2 1 0 data reg 7> (B) 6> command/ 5> status 4 < 3> 2> 1> 0> control reg 7 (B2) 6 5 4 00H to 3 04H to 2 1 0 1 0 2 1 0 2 -> 2 -> 1 0 -> 2 -> 2 -> 1 0 -> 2 -> 2 -> 1 0 -> 2 -> 2 -> 1 -> 0 0 > 2 -> 1 0 -> 2 -> 2 > 1 > 0 0 > 2 > 1 0 > 0 0 > 2 > 1 0 > 2 > 1 0 > 0 0 > 2 > 1 0 > 0 0 > 2 > 1 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 0 > 0 > 0 > 0 > 0 > 0 > 0 0 > 0 > 0 0 > 0 > 0 > 0 0 > 0 > 0 > 0 0 > 0 > n > means into EPROM <> means bidirectional data flow end	4       DDR = 00         3       00H to 1         2       04H to 0         1       0         data reg       7      >         0      >       ~verify         (B)       6      >       ~verify         command/       5      >       ~read         status       4       <	4 DDR = 00H for da 3 OOH to load DDR 2 O4H to transfer 1 0 data reg 7> ~verify 1 (B) 6> ~verify 1 command/ 5> ~read 1 status 4 < ~ ~En 0 3> ~drn 1 2> ~G 1 1> ~E 1 0> ~Vppon 1 control reg 7 (B2) 6 1 OOH to load DDR 3 O4H to transfer commands 2 1 0 Initial data for the command/status register should be 1 the I/O bits are set to output. > means into EPROM <> means bidirectional data flow end